



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/749,913	12/29/2003	Jaroslav Sydir	Intel-013PUS	1409

7590 06/22/2007  
Daly, Crowley & Mofford, LLP  
c/o PortfolioIP  
P.O. Box 52050  
Minneapolis, MN 55402

EXAMINER
----------

YOUNG, NICOLE M

ART UNIT	PAPER NUMBER
----------	--------------

2139

MAIL DATE	DELIVERY MODE
-----------	---------------

06/22/2007

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	Application No. 10/749,913	Applicant(s) SYDIR ET AL.	
	Examiner Nicole M. Young	Art Unit 2139	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☐ Responsive to communication(s) filed on 12 March 2007.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-34 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-34 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 12 March 2007 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |  |
|--|--|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input checked="" type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application                                  |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date <u>3/08/2007, 06/05/2007</u> . | 6) <input type="checkbox"/> Other: _____   |

## DETAILED ACTION

### *Notice to Applicant*

This communication is in response to the amendment filed on March 12, 2007. Claims 1-34 remain pending. Claims 1-9, 11-20, and 25 have been amended and claims 30-34 have been added.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim 1-6 and 8-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Ohta et al. (US 2002/0083317)** herein Ohta, and further in view of **Tardo (US 7,082,534)**.

**Claims 1, 10, 13, 14, 15, 16, 18, 19, 20, 25, 32** disclose (Currently Amended) a network processor, comprising:

a crypto unit comprising: including

a cipher core configured to cipher data received by the crypto unit; (Ohta Figure 12, Encryption and Authentication Processing Control Unit 301 and associated text in paragraph [0104])

Ohta teaches an authentication core configured to authenticate the ciphered data in Figure 12, Authentication Processing Unit 305a and 305b and associated text in paragraph [0104] Ohta does not teach but Tardo teaches, at least two

Art Unit: 2139

authentication cores each implementing a different authentication algorithm as shown in Figures 2 and 3 and explained in column 4 lines 48-67 through column 5 lines 1-36.

Figure 2 shows 2 authentication engines MD5 225 and SHA1 227. Figure 3 and associated text teach choosing the authentication engine based on the encryption as in column 5 lines 25-29. It would be obvious to one of ordinary skill in the art at the time of invention to use 2 different authentication algorithms of Tardo in two different authentication cores of Ohta. The motivation to combine would be that in paragraph [0046] of Ohta it states that the authentication algorithm includes HMAC-MD5-96 and HMAC-SHA-1-96. Therefore, as shown in Ohta the authentication cores include different algorithms); and

an authentication buffer configured to store the ciphered data and provide the ciphered data to the authentication cores each core in an predetermined amount based on the corresponding depending upon an authentication algorithm implemented in the authentication core. (Ohta Figure 12, Data Accumulation Unit 304a and 304b; paragraph [0011] states "a data block accumulation unit that outputs the accumulated amount to the authentication processing unit when it reaches the smallest data block size for the authentication processing").

**Claims 2, 11, 21, 26, 33** disclose (Currently Amended) the network processor according to claim 1, wherein the crypto unit further comprises includes a plurality of processing contexts (Paragraph [0012] teaches plural cipher processing units and paragraph [0046] teaches different cipher algorithms used to encrypt/decrypt the data. This would correspond to the "plurality of processing contexts".

Art Unit: 2139

**Claims 3, 22, 27, 34** disclose (Currently Amended) the network processor according to claim 1, wherein the authentication buffer comprises ~~includes a number of~~ buffer elements corresponding to a ~~number of~~ processing contexts (Figure 12 and associated text show a corresponding number of data block accumulation units to encryption processing units).

**Claims 4, 23, 28** disclose (Currently Amended) the network processor according to claim 3, wherein each of the buffer elements stores data for a respective one of the processing contexts (Figure 12 and associated text show a corresponding number of data block accumulation units to encryption processing units).

**Claim 5** discloses (Currently Amended) the network processor according to claim 4 [[1]], wherein the buffer elements have a size that is at least as large as a largest authentication algorithm block size implemented by the authentication cores (Ohta Figure 12, Data Accumulation Unit 304a and 304b; paragraph [0011] states "a data block accumulation unit that outputs the accumulated amount to the authentication processing unit when it reaches the smallest data block size for the authentication processing").

**Claim 6** discloses (Currently Amended) the network processor according to claim 1, wherein the crypto unit further comprises ~~includes a plurality of cipher cores, a plurality of authentication cores,~~ and a plurality of authentication buffer elements (Figure 12 and associated text show a plurality of cipher cores (303a and 303b) and a plurality of authentication buffers (304a and 304b)).

Art Unit: 2139

**Claim 8** discloses (Currently Amended) the network processor according to claim 6 [[1]], wherein the one of the authentication core cores processes data in 16-byte blocks and/or and another one of the authentication cores processes data in 64-byte blocks.

(The rejection of claim one above and also, paragraph [0016] teaches outputting blocks of data to the encryption and authentication processors in multiples of 8 bits, which would include all processor blocks in claims 8 and 9.)

**Claim 9** discloses (Currently Amended) the network processor according to claim 8, wherein one of the cipher core cores processes data in 8-byte blocks and another one of the cipher cores processes data in and/or 16-byte blocks. (The rejection of claim one above and also, paragraph [0016] teaches outputting blocks of data to the encryption and authentication processors in multiples of 8 bits, which would include all processor blocks in claims 8 and 9.)

**Claim 12** discloses (Currently Amended) the method according to claim 10 [[11]], further comprising including ciphering data received using a first one of a plurality of cipher algorithms to form the ciphered data (Tardo Figure 2, DES 221 and AES 223).

**Claims 17, 30, 31** disclose (Currently Amended) the method according to claim 10, further comprising including determining whether ~~the received~~ data is to be ciphered (Ohta paragraph [0046], processing contexts).

**Claims 24, 29** discloses (Original) the device according to claim 20, wherein the device includes one or more of a router, network switch, security gateway, storage area network client, and server (Paragraph [0089] teaches a router, firewall, and security

Art Unit: 2139

gate connecting plural computers. This is equivalent to the hardware devices mentioned in claims 20, 24, and 29).

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

**Claim 7** is rejected under 35 U.S.C. 103(a) as being unpatentable over **Ohta et al. (US 2002/0083317)** and **Tardo (US 7,082,534)**, and further in view of **Corder (US 7,069,447)**.

Ohta and Tardo teach claims 1 and 6 of the current application which claim 7 depends from as shown above. It however, does not teach a connection using a multiplexer device. Ohta teaches connections using a data path connection switching unit as in paragraph [0013].

Corder teaches authentication and encryption buffers and units connected with a multiplexer in column 7 lines 1-21.

In Ohta paragraph [0129] it teaches that the data path connection switching unit is used to provide various paths flexibly combined to fully take advantage of the multiple units. Therefore it would be obvious to one of ordinary skill in the art at the time of invention that this same inherent property of a multiplexer would be an alternate choice.

***Response to Arguments***

Applicant's arguments filed March 12, 2007 have been fully considered but they are not persuasive.

Ohta teaches an authentication core cores configured to authenticate the ciphered data in Figure 12, Authentication Processing Unit 305a and 305b and associated text in paragraph [0104] Ohta does not teach but Tardo teaches, at least two authentication cores each implementing a different authentication algorithm as shown in Figures 2 and 3 and explained in column 4 lines 48-67 through column 5 lines 1-36. Figure 2 shows 2 authentication engines MD5 225 and SHA1 227. Figure 3 and associated text teach choosing the authentication engine based on the encryption as in column 5 lines 25-29. It would be obvious to one of ordinary skill in the art at the time of invention to use 2 different authentication algorithms of Tardo in two different authentication cores of Ohta. The motivation to combine would be that in paragraph [0046] of Ohta it states that the authentication algorithm includes HMAC-MD5-96 and HMAC-SHA-1-96. Therefore, as shown in Ohta the authentication cores include different algorithms)

Claim 30 has been rejected above as paragraph [0046] of Ohta teaches that it is determined if data needs encryption, decryption, authentication or any combination. Therefore, Ohta teaches the authentication buffer receiving authentication data.

### ***Drawings***

The objections to the Drawings are withdrawn

### ***Specification***

The objections to the Specification are withdrawn.



***Claim Rejections - 35 USC § 101***

The rejection of the claims under 35U.S.C. 101, is hereby withdrawn due to the amendment filed March 12, 2007.

***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 3-5, 23, and 25 recite the limitation "processing contexts". There is insufficient antecedent basis for this limitation in the claim.

***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.


Art Unit: 2139

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nicole M. Young whose telephone number is 571-270-1382. The examiner can normally be reached on Monday through Friday, alt Fri off, 8:00am-5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on 571-272-3795. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBG) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

NMY  
6/14/2007

  
TAGHI ARANI  
PRIMARY EXAMINER  
6/19/07